Many applications require proprietary functionality not offered by mainstream protocols. For these applications, Altera® transceivers offer 'basic' mode. Basic mode allows access to the building blocks within the transceiver. These can be individually configured or bypassed to meet your proprietary transceiver requirements.
Tables 1 and 2 list the basic modes available in Altera's transceiver devices and provide a list of the transceiver physical coding sublayer (PCS) blocks available in this mode.
| Table 1. 3G/6G Basic Modes and PCS Blocks | ||||||
| Transceiver Feature | Stratix® V GT, GX, GS FPGAs |
Stratix IV GT, GX FPGAs HardCopy® IV GX ASICs |
Stratix II GX FPGAs | Arria® II GX, GZ FPGAs |
Arria V GX, GT FPGAs |
Cyclone® IV GX FPGAs |
|---|---|---|---|---|---|---|
| Data Rates (Gbps) | 0.6 to 8.5 | 0.6 to 8.5 (Stratix IV GT, Stratix IV GX) 0.6 to 6.5 (HardCopy IV GX) |
0.6 to 6.375 | 0.6 to 6.375 | 0.6 to 10.375 | 0.6 to 3.125 |
| Basic Mode Channel Bonding | Yes | Yes | No | Yes | Yes | Yes |
| Possible Reference Clock (MHz) | 50.0 to 622.08 | 50.0 to 622.08 | 50.0 to 622.08 | 50.0 to 622.08 | 27 to 710 | 5.0 to 472.5 |
| FPGA Bus Width (Bits) | 8, 10, 16, 20, 32, 40 | 8, 10, 16, 20, 32, 40 | 8, 10, 16, 20, 32, 40 | 8, 10, 16, 20 | 8, 10, 16, 20, 32, 40, 80 | 8, 10, 16, 20 |
| 8B/10B Encode/Decode |  |
|
|
|
|
|
| Dedicated Synchronization State Machine | |
|
|
|
|
|
| Word Align | |
|
|
|
|
|
| Rate Match | |
|
|
|
|
|
| Byte Serialize/ Deserialize | |
|
|
|
|
|
| Phase Compensation FIFO | |
|
|
|
|
|
| Dynamic Reconfiguration | |
|
|
|
|
|
| Byte Ordering | |
|
|
|
|
|
| Single Bit Slip | |
|
|
|
|
|
| Table 2. 10G Basic Modes and PCS Blocks | ||
| Transceiver Feature | Stratix V GT, GX, and GS FPGAs | Stratix IV GT FPGAs |
|---|---|---|
| Data Rates (Gbps) | 9.9 to 12.5 | 9.9 to 11.3 |
| Basic Mode Channel Bonding | Yes | Yes |
| Possible Reference Clock (MHz) | 50.0 to 622.08 | 50.0 to 622.08 |
| FPGA Bus Width (Bits) | 32, 40, 64 | 40 |
| Word Align | |
|
| Phase Compensation FIFO | |
|
| Dynamic Reconfiguration | |
|
| 64B/66B Encode/Decode | |
- |
| Gearbox (Reduction/Expansion) | |
- |
| Block Synchronization | |
- |
| Receive Bit Slip | |
- |
| Transmit Bit Slip | |
- |
Tools
Basic mode is available as a transceiver configuration option within Quartus® II design software. Once you select basic mode, Quartus II software guides you through configuration options for each of the available blocks. Collateral is also available to support the basic transceiver modes, including a generic characterization report, user guides, transceiver simulation models, and design kits for industry-standard PCB and layout simulation tools.
Related Links
- Stratix V FPGA Family Overview
- Stratix IV FPGA Family Overview
- Stratix IV GX and HardCopy IV GX Physical Medium Attachment Layer
- Stratix IV GX and HardCopy IV GX Physical Coding Sublayer
- Stratix II GX FPGA Overview
- Transceiver Overview: Stratix II GX Devices
- Stratix II GX Physical Medium Attachment Layer
- Stratix II GX Physical Coding Sublayer
- HardCopy IV ASICs Family Overview
- Transceiver Overview: Stratix IV and HardCopy IV Devices
- Transceiver Overview: Arria II GX Devices
- Arria V FPGA Family Overview
- Arria II FPGA Family Overview
- Cyclone IV FPGA Family Overview
- SerialLite II
